Docket No. AUS920031030US1

## CLAIMS:

What is claimed is:

1. A method in a data processing system for managing a set of processors, the method comprising:

receiving a call from an operating system, wherein the call indicates that a selected processor in the set of processors is unneeded for a period of time; and

altering operation of the selected processor to reduce power usage during the period of time.

- 2. The method of claim 1, wherein the call is a subprocessor partitioning call.
- 3. The method of claim 1, wherein the period of time is a time during which idle cycles are present for the selected processor.
- 4. The method of claim 1, wherein the selected processor is in an original state prior altering operation of the selected processor and further comprising:

returning the selected processor to the original state after the period of time has elapsed.

5. The method of claim 4 further comprising:
returning the selected processor to the original
state if the period of time has not elapsed and an
external interrupt indicating work is present for the
selected processor is received.

- 6. The method of claim 1, wherein the receiving step and the altering step are performed by a runtime abstraction layer.
- 7. The method of claim 1, wherein the altering step comprises:

reducing a clock speed of the selected processor.

8. The method of claim 1, wherein the altering step comprises:

placing the selected processor in a sleep mode.

9. A data processing system for managing a set of processors, the data processing system comprising:

receiving means for receiving a call from an operating system, wherein the call indicates that a selected processor in the set of processors is unneeded for a period of time; and

altering means for altering operation of the selected processor to reduce power usage during the period of time.

- 10. The data processing system of claim 9, wherein the call is a sub-processor partitioning call.
- 11. The data processing system of claim 9, wherein the period of time is a time during which idle cycles are present for the selected processor.
- 12. The data processing system of claim 9, wherein the selected processor is in an original state prior altering operation of the selected processor and further comprising:

returning means for returning the selected processor to the original state after the period of time has elapsed.

13. The data processing system of claim 12, wherein the returning means is a first returning means and further comprising:

second returning means for returning the selected processor to the original state if the period of time has not elapsed and an external interrupt indicating work is present for the selected processor is received.

- 14. The data processing system of claim 9, wherein the receiving means and the altering means are located in a runtime abstraction layer.
- 15. The data processing system of claim 9, wherein the altering means comprises:

reducing means for reducing a clock speed of the selected processor.

16. The data processing system of claim 9, wherein the altering means comprises:

placing means for placing the selected processor in a sleep mode.

17. A computer program product in a computer readable medium for managing a set of processors, the computer program product comprising:

first instructions for receiving a call from an operating system, wherein the call indicates that a

selected processor in the set of processors is unneeded for period of time; and

second instructions for altering operation of the selected processor to reduce power usage during the period of time.

- 18. The computer program product of claim 17, wherein the call is a sub-processor partitioning call.
- 19. The computer program product of claim 17, wherein the period of time is a time during which idle cycles are present for the selected processor.
- 20. The computer program product of claim 17, wherein the selected processor is in an original state prior altering operation of the selected processor and further comprising:

third instructions for returning the selected processor to the original state after the period of time has elapsed.

21. The computer program product of claim 20 further comprising:

fourth instructions for returning the selected processor to the original state if the period of time has not elapsed and an external interrupt indicating work is present for the selected processor is received.

22. The computer program product of claim 17, wherein the first instructions and the second instructions are located in a runtime abstraction layer.

Docket No. AUS920031030US1

23. The computer program product of claim 17, wherein the second instructions comprises:

sub-instructions for reducing a clock speed of the selected processor.

24. The computer program product of claim 17, wherein the second instructions comprises:

sub-instructions for placing the selected processor in a sleep mode.

- 25. A data processing system comprising:
  - a bus system;
- a memory connected to the bus system, wherein the memory includes a set of instructions; and

a processing unit connected to the bus system, wherein the processing unit executes a set of instructions to receive a call from an operating system, wherein the call indicates that a selected processor in the set of processors is unneeded for a period of time; and alter operation of the selected processor to reduce power usage during the period of time.